Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
znah
on Jan 8, 2025
|
parent
|
context
|
favorite
| on:
Gate-level simulation of ASIC in browser
First I implemented it, and then learned that it is called Layout vs Schematic (LVS). For now automatic conversion is limited to stateless cells, but I'm planning to rewrite the circuit extractor to support all flipflops and latches.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: